Contact
How to shop
Delivery
Shopping guide
Semiconductor Memory Testing
Fault Models and Test Considerations for High Performance Embedded SRAM's
English
127 b
Delivery to Austria
30-day return policy
Customers also purchased
Stringent test quality requirements, at-speed test limitations & total cost associated with using expensive off-chip testers for embedded memory testing have forced system designers to introduce on-chip Memory Built-in Self Test (MBIST) techniques to generate, apply, read and compares test patterns in order to expose subtle defects of SRAM''s. The book discusses in detail the various fault models and test requirements associated with embedded SRAM s in today s System-On-Chip s and focuses on the implementation of testing algorithms for embedded SRAMs in the MBIST engine. The book also discusses a finding where failure analysis and silicon debug required an update to the algorithms and pattern backgrounds implemented in the MBIST.
About the book
English
Give this book today
It's easy
1 Add to cart and choose Deliver as present at the checkout 2 We'll send you a voucher 3 The book will arrive at the recipient's addressYou might also be interested in
/
Hardback
106.69
€
/
Paperback
53.79
€
/
Hardback
245.99
€
/
Paperback
53.79
€
