Check order status

Become part of a community of book lovers from all over the world and get access to a whole bunch of benefits. Create an account for free

Austrian Post 5.49 € GLS courier 4.99 € DPD courier 4.49 € DPD point 3.49 €

Contact

How to shop

Help

My account

▸ Empty :-(

Quantum Key Distribution Using FPGA

Name: Quantum Key Distribution Using FPGA
Brand: Noor Publishing
SKU: 38571647
Price: 23.79 EUR
Availability: InStock
Author: Firas Ali Sabir
ISBN: 9786204720067

A Real Time Prototype, Design, and Analysis

Firas Ali Sabir

Language

English

Book Paperback

Libristo code: 38571647

Publishers Noor Publishing, December 2021

This book presents a study and analysis to investigate of a secret-key sharing in quantum technique... Full description

Libristo code: 38571647

58 b

23.79 € VAT included

In stock at our supplier Shipping in 5-8 days

Delivery to Austria

Up to 30 days for returns

Customers also purchased

Gamma (Die große Erzählung 4) Jens Harder

Hardback

44.00 €

Yoko Tsuno, Von der Erde nach Vinea Roger Leloup

Hardback

34.00 €

Ninja SLUSHi Catherine Legrand

Hardback

13.39 €

Bateryjny System Magazynowania Energii Oparty Na Fpga Z Wykorzystaniem Ogniw Slonecznych M THAMARAI SELVAN M

Paperback

35.30 €

Einf hrung in Graphische Fenstersysteme Arnold Klingert

Paperback

54.99 €

Industriebrandbekämpfung Bernhard Horst

Paperback

39.99 €

Obtenez le maximum du Canon EOS 90D Vincent Burgeon

Paperback

35.99 €

Jaromír Šofr Jan Lukeš

Hardback

6.69 €

Ústava SR do vrecka collegium

Paperback

4.49 €

Glamtronic Mydy Rabycad

Audio CD

16.99 €

Wieso? Weshalb? Warum? junior, Band 27: Wir feiern Geburtstag Constanza Droop

Paperback

11.99 €

Réussir le Delf B2 + Corrigés + CD CONSTANTIN TEGOS

Paperback

29.79 €

Skôr než som prišla na svet Petrus Dahlin

Hardback

10.49 €

Pompy ciepla w systemach geotermii niskotemperaturowej Marian Rubik

Hardback

5.59 €

This book presents a study and analysis to investigate of a secret-key sharing in quantum technique and try to increase the key length and security level in the sifting key stage. Enhancements in sifting key stage and error correction stage are done by repeating the QKD protocol and encoding the key bits before sending them by adding a C_QUBITS technique. After that, 60% base probability is used to increase the protocol gain. The prototype is implemented with the default FPGA clock period which is 20 ns; the performance analysis shows a good enhancement in the speed of generation which is less than 20 ns and the number of used hardware pins is just 3 pins.