Contact
How to shop
Delivery
Shopping guide
Efficient Test Data Compression and Fault Analysis in VLSI Circuits
English
105 b
Delivery to Austria
Up to 30 days for returns
Customers also purchased
/
Paperback
59.79
€
/
Paperback
14.99
€
/
Paperback
11.59
€
In higher order SOC (System On Chip) circuit, designs have led to drastic increase in test data volume. Larger test data size demands not only higher memory requirements, but also an increase in testing time. Test data compression addresses this problem by reducing the test data volume without affecting the overall system performance. In this, testable input data (test data) is generated by using Automatic test pattern generation (ATPG) then it is compressed and compressed data stored to memory. To test the particular circuit that time we will decompress the stored memory test data and then decompressed test data given to the Design Under Test (DUT). Finally DUT fault is tested and identified. It proposes a test compression technique using efficient dictionary selection and bitmask method to significantly reduce the testing time and memory requirements. This algorithm giving a best possible test compression of 92% when compared with other compression methods.
About the book
English
Give this book today
It's easy
1 Add to cart and choose Deliver as present at the checkout 2 We'll send you a voucher 3 The book will arrive at the recipient's addressYou might also be interested in
/
Hardback
27.89
€
/
Paperback
19.99
€
/
Paperback
15.39
€
/
Paperback
67.99
€
