Check order status

Become part of a community of book lovers from all over the world and get access to a whole bunch of benefits. Create an account for free

Austrian Post 5.49 € DPD courier 3.99 € DPD point 2.99 €

Contact

How to shop

Help

My account

▸ Empty :-(

Bit-Serial Implementation of the AES Encryption Algorithm

Name: Bit-Serial Implementation of the AES Encryption Algorithm
Brand: VDM Verlag
SKU: 06839462
Price: 51.99 EUR
Availability: InStock
Author: Raphael Weber
ISBN: 9783639327137

Raphael Weber

Language

English

Book Paperback

Libristo code: 06839462

Publishers VDM Verlag, January 2011

In this work we describe how to implement the Advanced Encryption Standard (AES) for a bit-serial fu... Full description

Libristo code: 06839462

127 b

51.99 € VAT included

Print on demand Shipping in 17-27 days

Delivery to Austria

30-day return policy

Customers also purchased

Le Marechal Mortier, Duc de Trevise. Tome 1 FRIGNET-DESPREAUX-E

Paperback

33.29 €

Echoventrikulographie Helmut Krüger

Paperback

55.29 €

Cr dit Bancaire Aux Pme Larissa Bella

Paperback

36.49 €

Coordinacion en Futbolistas de 12 a 14 anos Carlos Alberto Marquina Garrido

Paperback

36.49 €

TOTALLY SPIES - POCHE T1 Grisseaux/delahayre/harchy Book

Book

7.59 €

Esperando Al Diluvio

Paperback

21.89 €

Stratégies de gestion aujourd'hui Jeniree Saavedra

Paperback

37.29 €

Comment apprendre le marketing numérique à partir de zéro et seul Max Editorial

Adobe ePub DRM

3.49 €

Interferenzschichten-Mikroskopie Werner Pepperhoff

Paperback

59.99 €

In this work we describe how to implement the Advanced Encryption Standard (AES) for a bit-serial fully pipelined architecture. This is possible through a requirements analysis and extension of the architecture. For the AES design, we rely on a high level synthesis tool to automatically generate the AES algorithm's elements. In addition to the implementation of the AES cipher, we describe a low- level space optimization approach to reduce the hardware utilization of our AES design. This involves a register transfer level analysis of the architecture's operators. The resulting correctly operating AES implementation was shrunk by about 25% through our optimization.